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Abstract 
In PRAM emulations, universal hashing is a well-known method for distributing the address 
space among memory modules. However, if the memory access patterns of an application often 
result in high module congestion, it is necessary to rehash by choosing another hash function 
and redistributing data on the fly. For the case of linear hash functions h(x) = axmodm we 
present an algorithm to rehash an address space of size m = 2” on a PRAM emulation with 
p processors in time O(m/p + logm + L), where L denotes the network latency. For the 
common case that m is polynomial in p and L = O(logp) the runtime is O(m/p + logp). The 
algorithm requires O(logm + L) words of local storage per processor. We show that an 
obvious simplification of the algorithm will significantly increase runtime with high probability. 
1. Introduction 
Parallel machines give their users more and more the view of a global shared 
memory. This simplifies parallel program design because it frees the programmer from 
partitioning data and from programming communications in message-passing et- 
works. As massively parallel machines with a physical shared memory are unrealistic, 
the shared address space is mapped onto distributed memory modules by a hash 
function and accessed via a packet-switching network, both invisible for the user. 
A hash function distributes almost every memory access pattern evenly among the 
memory modules. If a particular application, however, requests one memory module 
much more frequently than the others (denoted as high module congestion), it is 
necessary to choose a new hash function and redistribute data on the fly. This is called 
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rehashing. Rehashing has often been neglected in theoretical investigations. However, 
if it can be done fast, it is an important technique to obtain the expected performance 
without restarting the application. 
Rehashing in a machine with p processors and a shared memory of size m is very 
simple if there is additional storage of size at least m. Either a shadow memory or disk 
space of size m/p per processor is sufficient. The application is interrupted, the 
contents of the shared memory are copied to the additional storage, and then written 
back in permuted order. This works in time O(m/p) but is either expensive in the case 
of shadow memory or slow in the case of disks. We are interested in rehashing without 
using secondary storage. We also will stop the application in order to rehash as it is 
unclear how to interleave both tasks. We investigate the rehashing problem in the 
setting of PRAM emulations. 
The PRAM (parallel random access machine) [8] is a widely used theoretical 
machine model for processors working synchronously on a shared memory, with unit 
memory access time. Many numerical and combinatorical parallel algorithms have 
been designed for the PRAM [4,9,11]. Much effort has been put in emulating 
PRAMS on processor networks [lo, 14, 151. We restrict to randomized solutions; we 
omit the deterministic solutions because they use special expander graphs for which 
no constructions are known today. A second approach for shared memory emulations 
uses caches to avoid using the network. An example is the DASH multiprocessor [12]. 
We do not consider that approach here. 
To obtain unit memory access time when emulating a PRAM, multiple threads are 
run per processor to mask the network latency L [2,5]. Each thread has its own 
register set. The threads are executed in a round-robin manner with one instruction 
per turn. The processors are pipelined with pipeline depth L. Hence every L steps of 
the machine, each thread has executed another instruction. We will call the N = Lp 
threads of the emulation virtual processors. 
Hashing is done by using classes of universal hash functions [6]. Each function of the 
class provides low module congestion for almost every access pattern, Before running 
an application, one function of the class is picked randomly. Hence, the probability of 
an application using patterns that induce high module congestion is very small. 
The emulations mentioned above use polynomials of degree O(log p). But already 
Ranade mentions that in simulations of his emulation algorithm linear functions 
h(x) = ax mod m, where a must be relatively prime to m, “perform well in practice” 
[16, p. 771. We will restrict to the case m = 2”. The most significant logp bits the u-bit 
binary representation of h(x) specify the memory module, the remaining bits specify 
the location on that module. Our own detailed simulations upport Ranade’s assess- 
ment of the usefulness of linear hash functions [7]. In contrast to polynomials, linear 
functions bijectively map addresses to memory cells, which avoids secondary hashing 
at the modules and the waste of memory caused by it [15]. They also have a shorter 
evaluation time. We will therefore consider linear hash functions. 
Rehashing then consists of choosing a new hash function h’(x) = a’xmodm and 
redistributing the address space according to the new hash function. As the hash 
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functions h and h’ both are bijective, the redistribution is a permutation of the 
contents of the memory cells. It can also be expressed as a permutation K of the 
addresses. This allows to formulate the rehashing algorithm as a PRAM program to 
permute an array of items according to rt. 
The permutation problem on PRAMS was investigated by Aggarwal et al. [3]. 
However, their permutation must be fixed. If we consider the hash functions them- 
selves as permutations of (0, .,. , m - l), then we could think of choosing a start 
hash function ho and a fixed permutation rc and generate other hash functions 
hi = n 0 hi _ i = n i 0 ho when rehashing for the ith time. As however the group of units 
in Z/mZ is not cyclic if m is a power of two [17, p. 1241, the choice of new hash 
functions would be restricted. This argument even holds for arbitrary permutations, 
as the symmetric group S, is not cyclic for n > 2. Hence we must deal with a permuta- 
tion 7c that is not fixed. 
We present an algorithm to permute m data items on a PRAM emulation with 
p processors and memory modules in time O(m/p + log m + L) if the permutation is 
a linear function. The algorithm does not require any global storage and can therefore 
be used to rehash the address space of the PRAM emulation. 
In Section 2 we provide facts and notations to be used later on. In Section 3 we present 
the rehashing algorithm and analyze its runtime and space complexity. In Section 4 we 
discuss when to invoke the rehashing algorithm. In Section 5 we show that an obvious 
simplification of the rehashing algorithm will probably be slow due to long cycles. 
2. Linear permutations 
To express the rehashing problem as a permutation of addresses, we consider an 
arbitrary address x. Before rehashing, x is mapped to cell h(x), after rehashing it will 
be mapped to cell y = h’(x). Before rehashing, address x’ = h- l(y) is mapped to cell y. 
Hence, the redistribution can be expressed as permuting addresses according to 
7r(x) = x’. 
In Z/mZ, the numbers relatively prime to m form a multiplicative group, the group 
of units [17, p. 1193. It follows that a and a’ can be inverted and that h and h’ are 
bijective. Then 
n(x) = h-‘@‘(x)) = a-‘a’xmodm. (1) 
As a and a’ are units, b = a - 1 a’mod m also is a unit and z(x) = bx mod m is bijective. 
In the following we will restrict to the case m = 2”. The group of units here is the set of 
odd numbers between 1 and m - 1. 
We want to permute the addresses without using secondary storage. This can be 
accomplished if we permute cycles of z sequentially and employ parallelism by 
permuting several cycles with different processors. Then each processor only needs to 
buffer one item locally in addition to the information about the cycle structure 
of 71. 
352 J. Keller / Theoretical Computer Science I55 (19%) 349-363 
The above idea leads to the following high level description of our rehashing 
strategy: 
0 Split permutation K into its cycles Cr, C2.. . 
l Find an element of each cycle. 
l Distribute the cycles among the processors uch that work is evenly balanced. 
l Have each processor permute its assigned cycles sequentially. 
To follow our idea, we need to explore the cycle structure of rc. For each cycle, we need 
to know an entry element and its length. The length is necessary to schedule the cycles 
among the processors, as the time to permute a cycle is proportional to its length. 
Fortunately, the structure of linear permutations is very regular. 
For x in U(m) = (0, . . . , m - l} we define j(x) = max {k ( 2’ divides x}. Then every 
x in U(m) has a unique representation x = 2j@)x where 0 < j < u and x’ < m/2”“’ is 
odd. We can now partition U(m) into sets 
u,(m) = (x E U(m)Ij(x) = k} = (x E U(m)1 x = 2k~’ and x’ odd}. 
We apply rr to an address x in u&r). Then n(x) = bx mod m = b2kx’ mod m. As b and 
x’ are units, 2 = bx’mod m/2k = bx’ - rm/2’ for some r is a unit and 2kX”modm = 
2k(bx’ - rm/2k) mod m = n(x). Hence z(x) is an element of u,(m), too. We conclude 
that each cycle of rr is contained completely in one of the u,(m). 
Furthermore &(x) = ~/2~ is a bijection from u,(m) to Uo(m/2k), q(x) = bx mod m/2k 
is a permutation on Uo(m/2k) and for x E u,(m) we have n(x) = $; ’ (nk(&(x))). 
We therefore restrict our attention to finding the cycles of rr in U,,(m). We can use 
that method and the bijections $k to find all cycles of R in u,(m) for k = 1, . . . , u - 1. 
As the u,(m) partition U(m) we have then found all cycles of rc and hence we have 
fulfilled the first task in our rehashing strategy. 
Note that U,,(m) is the set of units and hence a multiplicative group. Consider the 
cycles of K when applied on U,,(m). A cycle starting with an element x has the form’ 
x,bx,b’x , . . . , b’-‘x, x. Then I is the order of b in U,,(m). We can conclude that all 
cycles in U,,(m) have the same length. This length must be a power of two because the 
order of U,(m) is a power of two. The number of cycles, which must also be a power of 
two, is denoted by 0 = 1 U,,(m)l/l. 
We call x the entry element of the cycle and denote the cycle with entry element x by 
C(x). Note that each element of a cycle can be chosen to be the entry element. To fulfill 
the second task in our rehashing strategy, we first try to find a set of entry elements 
Ci,i=O,**., r_r - 1, such that C(Ci) # C(ck) for i # k. The cycles C(ci), i = 0, . . . , c - 1, 
span U,(m). Lemma 1 makes sure that there is such a set where the entry elements of 
the cycles have a very regular form. To find entry elements to the cycles in u,(m) we 
use the bijections & as we did to find the cycles. 
1 We omit writing bx mod m, b2 x mod m, . . here to simplify notation. 
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Lemma 1. Zf b # - 1, than the elements czlr = 5’ and czk+l = (- 1)5k, where 
0 < k < a/2, are all on different cycles. Zf b = - 1, then the elements ck = 5’, where 
0 < k < a, are all on difirent cycles. 
Proof. U,(m) is generated by - 1 and 5 [17, p. 1241. Each x in U,,(m) thus 
has a unique representation x = (- 1)“5”’ mod m, where CI E (0, l} and 
&(O,..., m/4- l}.Letb=(-1)85b’.Ifb= lorb= - l,thentheresultisstraight- 
forward. 
Let us now consider that b 4 { - 1, l} and therefore that 8’ # 0. We have to show 
thatforeveryk,u~{O,...,a/2-1}andanyg~{O,...,1-l},5k#bg5”ifk#uand 
(- 1)5k # beg”. The first inequality is equivalent o gk-” # be. With b = (- l)s5s’, we 
obtain gk-” # (- 1)g85g8’. As 0 < 1 k - VI < a/2, we have the desired property if B’ is 
a multiple of a/2. 
The second inequality is equivalent to (- 1)5k-” # (- l)ga5g”‘. In order to meet 
(- 1) = (- l)@, g has to be odd, especially not equal to zero. But if /I’ is a multiple of 
a/2, then 5g8’ can be never equal 5’-” because 0 < 1 k - u( < a/2. 
We finish the proof by showing that z?’ # 0 is a multiple of a/2. Consider b’, which 
equals 1 mod m because 1 is the order of b. With the above representation we obtain 
(- 1)‘B518’ s 1 mod m. It follows that l/3’ s Omod m/4. This is equivalent to 
8’ = 0 mod m/(41), because 1is a power of two. As I= 1 U,(m)1 /a = (m/2)/a, we obtain 
fi’ E 0 mod a/2. Therefore ZI’ must be a multiple of a/2. 0 
3. Algorithm 
We will now describe the permutation algorithm for a PRAM with N processors. 
We assume N to be a power of two. The algorithm works in phases, in each phase the 
cycles of one Uj(m) are permuted, as long as 1 Uj(m)l > N. All U,(m) with I Uj(m)l < N 
are handled together in a final phase. We ensure with a preprocessing phase that each 
processor can find the entry elements of its assigned cycles in constant time. We will 
distinguish 1 and a in different phases by an index j. 
To permute the cycles of Uj(m) in phase j, we have each processor permute aj/N 
cycles sequentially if aj > N. As all of these cycles have the same length, the work is 
balanced. Processor y is assigned to cycles C(c,,), C(C,,+~), . . .
If there are fewer than N cycles, then v = N/aj processors work together to permute 
one cycle. Processor y is assigned to cycle C(s) with k = y mod aj. We split each cycle 
in pieces of size u, each piece is moved in one round. If the entry element of this cycle is 
ck, then the first piece consists of the elements ck, bCk, b2ck, . . . , b”-’ ck, the second 
piece consists of buck, . . . , b2”-’ ck and so on. The number of pieces of one cycle is 
lj/U = 1 Uj(m)l/N. 
To move the wth piece of cycle C(ck), the processors k, k + aj, . . . , k + (u - 1) aj load 
the contents of b(W-l)“ck,...,bW”-lck and store them to b(W-l)“+lck,...,bW”c~. 
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Permuting a cycle this way is somewhat ricky, because the processor that picked 
the last element of one piece may store it only if another processor has picked the first 
element of the next piece. Hence, movements of pieces have to be overlapped: before 
the wth piece is stored, the (w + 1)st piece is loaded. 
An alternative would be to split each cycle C(Q) into v pieces of length lj/r. The wth 
piece consists of b(w-l)‘i’“ck, .. . ,bw’~‘“-l~k. Each processor assigned to this cycle 
would then move one piece sequentially. However, the computation of b(“-‘)‘i’” would 
lead to difficulties in the preprocessing phase. Therefore the first method is preferred. 
Note that while working on Uj(m), each element x E Uj(m) represents address 2’~ 
because we have to apply 4,: ‘. Therefore, when permuting a cycle, the entry element 
has to be multiplied with 2j before processors tart to move elements. 
Now we consider the final phase. [ Uj(m)[ = m/2j+’ is less than N for 
j > log(m/N) =fand CjaJl Uj(m)l = N - 1. When applying b,:‘, we see that those 
Uj(m) represent addresses i2 ‘, 1 ,< i < N. To permute the cycles in these Vi(m), 
processor i loads the content of i2” and stores it to bi2f modm. 
The program in C notation for processor y is shown in Fig. 1. Array A represents 
the shared memory, all other variables are local. 
3.1. Preprocessing phase 
The preprocessing phase has to provide the processors with cj and lj for all j, and 
with the entry elements of their assigned cycles and pieces of cycles. The preprocessing 
for (j = 0; j <f; j + + )(/* phase j, work on Vj(m) */ 
if (aj 2 N) { /* if at least N cycles */ 
x = 2j. FirstEntry (j, y); /* entry element of first cycle */ 
for (k = 0; k < Qj/N; k + + ) { 
PermuteCycle(x, lj); /* permute C(x) */ 
x = NextEntry( /* entry element of next cycle */ 
> 
)else{ /* less than N cycles */ 
x = 2’ * FirstPiece (j, y); /* element of first piece */ 
for (k = 0; k < 1 Uj(m)l/ N, k + + ){ 
MovePiece( /* move pieces overlapped */ 
x = NextPiece( /* element of next piece */ 
> 
1 
> 
x = y * 2** /* final phase */ 
tmp = A ix]; 
A[(b.x)modm] = tmp; 
Fig. 1. Rehashing algorithm for virtual processor y. 
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phase works only on processors’ local memories. Therefore, we will not run multiple 
threads during the preprocessing phase. 
Each physical processor z first computes eight tables. Each table is stored once per 
physical processor. Tables to, tl and t2 are identical for all processors, the contents of 
the other tables depend on z. Let (zlogp_ i, . . . , zo) be the binary representation of z. 
The first six tables are necessary for b # - 1, the last two tables are needed for the 
case b= - 1. 
Table t,, consists of some powers of b, i.e. to [i] = b2’ mod 2” for 0 < i < log m. 
Table to can be computed by repeated squaring, i.e. to [0] = b, to [i + l] = to [il. to [i] 
mod2” for i >, 1. Table tl does the same for powers of 5, i.e. tl [i] = 5”mod2” for 
0 < i < logm. Table tz contains the first L powers of b, i.e. t5[i] = b’mod2” for 
0 < i < L. Table t2 can be computed by repeatedly multiplying with b, i.e. tz[O] = 1, 
t2[i + 11 = t2 [il. b mod 2” for i > 1. 
Table t3 has the form ts[i] = 5~(zmod2’t’)12~mod2” for 0 < i < logp. As 
L(z mod 2’+‘)/2 J = Lz/2Jmod 2’ = Clip z,+ 1. 2” it follows that 
i-l 
t3[i] = n (52”)“*+1 mod 2”. 
s=o 
Hence, t3 can be computed as t3[O] = 1, t3[i + l] = t3[i] *(t,[i])Z’+1mod2” for i 2 1. 
Table t4 has the form t4[i] = 5~Z+ip)‘2Jmod2” for 0 < i < L. As 
L(z + ip)/2 J = Lz/2J + i. (p/2), table t4 can be computed as t4[O] = t3 [log p - 11, 
t4[i + l] = t4[i].t,[logp - l]mod2” for i 2 1. 
Table t5 has the form ts[i] = bLziz’J for 1 6 i < logp. AS Lz/~~] = 2*Lz/2’+ ‘1 + Zip 
table t5 can be computed as tS [log p] = 1, tS [i] = t5 [i + 11. t5 [i + l] * bzi mod 2” for 
i -C logp. The last two tables are obtained by changing tables t3 and t, to 
t; [i] = 5’ mod 2’+’ and tk [i] = 5 zfip The computation of those tables is easily derived . 
from the computation of t3 and t,. 
The computation of Ij and Qj is done once per physical processor and is identical for 
all processors. We obtain the Ij by checking whether b2’ mod m/2’ equals 1. As the 
Ij are decreasing with increasing j, we have to traverse table to only once. The Oj are 
obtained as 1 Uj(m)l /lj. 
We show that the eight tables are sufficient to compute the entry elements for all 
cycles and pieces of cycles if physical processor z simulates virtual processors 
z,z+p,..., z + (L - 1)p. 
Lemma 2. The procedures FirstEntry, NextEntry, FirstPiece and NextPiece carr be 
computed with constant numbers of operations in each phase j. 
Proof. We start with b # - 1 mod 2”-j. If aj 2 N, virtual processor y is assigned to 
cycles C(c,),C(c,+.), . . . H ence, FirstEntry (j, y) has to compute c,, NextEntry has 
to compute ~~+(~+r)~ when given x = c,,+~~. 
If y is even then c, = 5Y’2 mod 2”-j, if y is odd then cy = (- 1)5(y-1)/2 mod 2”-j. As 
virtual processor y is simulated on physical processor z with y = z + ip, it follows that 
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cg = (-1) Y mod * 5L(z+ip)/2Jmod 2’-j. Hence, procedure FirstEntry (j, y) consists of com- 
puting (- 1) ““““.t4[~y/p_iJmod2”-j. 
From Lemma 1 it follows directly that c,,+(,+ l,N = cyisN+5N~2. As N is a power of 
two, procedure NextEntry simply consists of computing x. t1 [log N - l] mod 2”. 
If aj < N/2, virtual processor y is assigned to cycle C(C,), where k = y mod ej, and 
will move the wth element of each piece for w = Ly/‘GjJ Procedure FirstPiece( j, y) has 
to compute the wth element of the first piece of this cycle, NextPiece has to compute 
the wth element of the next piece when given x, the wth element of one piece. 
Procedure FirstPiece works differently for Qj < p and 2p < ~j < N/2. If ej < p, then 
k = (z + ip) mod Oj = z mod cj, as both Oj and p are powers of two. The entry element 
ck has the form (- 1) * mod2 5t@ modb~)‘2-! Hence, it can be computed as (- 1)’ mod ‘. t3 
@Ogaj - f]mod2”-j. 
To find the wth element of the first piece, the entry element has to be multiplied with 
b”. As y = z + ip, w = LY/~jJ = Lz/cjl -t- i(p/‘aj). If i = 0, b” can be computed as 
ts [log Oj] mod 2”-1 Otherwise, it can be computed by multiplying bwvpiq (computed 
by virtual processor z + (i - 1)p on the same physical processor) and bp’q, which can 
be obtained from to [log p - log Oj]. 
If 2p < Oj < N/2, then k = z + (ip mod cj) = z + p * (imod ~~~/p)). If i mod (ej/p) = 
0, then ck = f- l)zmo“ 25Lz’zJ, which can be computed as (- l)zmod2. 
t3 [logp - l] mod2”-j. Otherwise, c, can be computed by multiplying ck’, where 
k’ = z + p .((i - 1)mod (ej/p)) (computed by virtual processor z + (i - 1)p on the 
same physical processor) and 5pt2, which can be obtained from ti [log p - I]. 
To find the wth element of the first piece, we have to compute b”. As oj 2 2p, 
w < v < L/2. Hence, b” can be obtained from tz[w]. 
Each piece of each cycle in phase j has length v = N/aj. Hence, the result of 
NextPiece must be b”x. As u is a power of two, one only need to compute 
to [log N - log cj J . x mod 2”. 
If b = - 1 mod 2=-j, then FirstEntry has to compute 5y which can be obtained from 
t; [/_ y/p 1 J mod Z’-j. NextEntry has to compute x. 5N mod 2“, 5N can be obtained 
from tl[log N]. In procedure FirstPiece, only the computation of ct is changed. If 
aj < p, then ck can be obtained from tj[logaj - 11. If 2p ,< Qj < N/2, then ck can be 
obtained from t; [log p - 1] if i mod (G-//p) = 0 and from ck I and 5p = ti [log p] other- 
wise. The computation of the wth element in procedure FirstPiece and procedure 
NextPiece remain unchanged. q 
3.2. Example 
We illustrate the rehashing algorithm by an example. We will asuume m = 26 = 64, 
p = 22 = 4 and L = 2. Hence N = Lp = 8 and f = 3. If h(x) = 19xmod 64 and the 
new hash function is h’(x) = 13 x mod 64, the permutation is n(x) = 31 x mod 64, as 
19-l = 27 and 27.13 = 31. The cycle structure of 7t is shown in Fig. 2. The numbers in 
the left column show the phase in which the cycles are permuted, the numbers in the 
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0 ! 2 3 4 5 6 I 
0 c I-31-) @3+33) c S+27> cSY+37> ~2” 7, <39+57) @l-*35) c 3+2YI 
@Y-47-) (+15+17> C”3’43, c11+21> c Y -23) (+5”‘41, (M+sl) (+lY+13) 
I e 2-62) ~10+54) @0*14> cS8-, 6) ~34+30) <42+22) <1X*46) <26+38) 
3yo) c 8+Sh-) ~16’48, ~24-40) & 
Fig. 2. Cycle structure of the example permutation. 
Table 1 
Precomputed tables for example permutation 
0 1 2 3 4 5 
to 
t1 
t2 
t3, 2 = 0,l 
t,,z = 2,3 
t+, z = 0,l 
t4.z = 2,3 
t&z = 0,l 
t5,z = 2,3 
t;,z = 0 
t;,z = 1 
t;,z = 2 
t;,z = 3 
tk,z = 0 
t&z = 1 
t;,z = 2 
t;,z = 3 
31 1 1 1 1 1 
5 25 49 33 1 1 
0 5 
1 1 
1 5 
1 25 
5 61 
1 1 
31 1 
1 1 
5 5 
1 25 
5 61 
1 49 
5 53 
25 9 
61 45 
‘j 2 2 2 2 2 1 
Oi 16 8 4 2 1 1 
357 
top row show the number of the processor that permutes the entry element of the 
cycles in that column. 
We start by computing the eight tables and the Ij and Cj. The results are shown in 
Table 1. 
In phase j = 0, each processor is assigned two cycles, each of length two. The 
procedure FirstEntry computes the following values for processors 0 to 7: co = 1, 
Cl = 63, c2 = 5, c3 = 59, c4 = 25, cg = 39, cg = 61, c7 = 3. The procedure NextEntry 
computes cs = co-49 = 49, c9 = 15, cl0 = 53, cl1 = 11, cl2 = 9, cl3 = 55, cl4 = 45, 
Cl5 = 19. 
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In phase j = 1, each processor is assigned one cycle of length two. As 
31 = - 1 mod 32, FirstEntry computes values different from those in phase 0: co = 2, 
c1 = 10, c2 = 50, c3 = 58, c4 = 34, cg = 42, cg = 18, c7 = 26. In phase j = 2, two 
processors are assigned to one cycle of length two, here there is only one piece and 
NextPiece is not needed. FirstPiece computes 4, 20, 36, 52, 60, 44, 28, 12. In the 
final phase, the processors load the values 0, 8, 16, 24, 32, 40, 48, 56 and move 
them to their destination. 
3.3. Analysis 
We will now analyze the runtime and the memory requirements of the rehashing 
algorithm. The results are summarized in Theorem 3. 
Theorem 3. Rehashing of linear hash functions on a PRAM emulation with p processors, 
network latency L and a shared memory of size m = 2” can be done in time 
O(m/p + logm + L). Each processor needs local storage of size O(logm + L). 
If we only consider polynomial time algorithms, we can assume that m is poly- 
nomial in p. Furthermore, there are PRAM emulations with L = O(logp) [2, 151. 
With these assumptions the runtime is O(m/p + logp), the storage requirements are 
0 (log P)- 
Proof. We assume that multiplication, shifts of integers, Llog,(x) J for positive inte- 
gers x and x mod 2”-j can be computed in one instruction. 
All operations during the preprocessing phase work on local memories. Computing 
tables to and tl takes time O(log m) and O(logm) space per physical processor. 
Computing tables t3, tj and t5 takes time and space O(logp) = O(logm), because 
m > p, Computing tables t2, t4 and tl, takes time O(L) and O(L) space per physical 
processor. Computation of lj and ej for all j requires one traversal of table to and takes 
time and space O(log m). 
Hence, the runtime of the preprocessing phase is O(log m + L), and so are the space 
requirements. Also the preprocessing phase guarantees that all entry elements can 
be found in constant time per element during the rehashing phases, as shown in 
Lemma 2. 
The rehashing phases (including the final phase) are completely parallelized as all 
cycles of one phase have equal length. The total work is O(m) and hence the runtime of 
the rehashing phases is O(m/N) rounds of the emulation. Each of these rounds takes 
L steps. Thus for an arbitrary network with p pipelined processors and latency L the 
runtime will be m/p + L steps. The rehashing phases need O(L) space per physical 
processor as each virtual processor only needs a constant amount of local storage 
during rehashing. 
The total runtime is O(m/p + logm + L). The storage requirements are 
O(logm + L) per physical processor. 0 
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4. Detection 
When using the algorithm for rehashing in a PRAM emulation, we encounter the 
problem of automatically detecting the necessity to rehash. A complete solution to 
this problem would consist of predicting the address trace of the remaining program 
part, computing the distributions with and without rehashing and computing from 
this the runtimes Tb and T,, respectively. If the time to rehash the address pace is T,, 
then rehashing is useful if T,, + T, < T, . However, this prediction is often impossible 
because of future input or it would take too much time to compute Tb and T,, even if 
we perform it only every x steps to predict the next x steps. 
To avoid prediction, we take advantage of the regular structure of programs. 
A number of applications spend most of their time in loops. Hence, future perfor- 
mance can be guessed by observing current performance. A simple approach consists 
of counting the fraction of stalled steps within the last x steps. By stalled steps we 
mean steps where the active virtual processor cannot execute an instruction because it 
waits for an answer to a read request with latency larger than L. 
If this fraction gets larger than a certain user-defined threshold l/t, then rehashing is 
initiated. This detection can be done by maintaining two counters COST and COTo 
for the number of stalled and the total number of machine steps, and a register for 
storing t. In the beginning, both counters are set to zero. If COTo reaches x, we want to 
check whether 
To do this, we multiply COsT with t and subtract COTo from it. If the result is positive, 
we initiate rehashing. Afterwards, the counters are set to zero again. 
This allows the user to define a threshold in a wide range, and detection can be 
made without floating point operations or divisions. The value of t might depend on 
the application and on the particular implementation of the rehashing algorithm. The 
counter COTo is normally present in the system as a timer, the counter COsT can be 
realized in software. One can modify the compiler to increase a register R by the 
number of executed instructions at the end of each basic block. This gives COsT = 
COTo - R. 
5. Simplification of the algorithm 
One might think about simplifying the algorithm for phases where there are less 
than N cycles. Instead of having several processors permuting one cycle, one could use 
only aj processors. The runtime of this phase then will increase from ojlj/N to Ij. If 
this does not happen too often and lj is not too large, the loss in runtime would be 
quite small. However, Theorem 4 shows that the probability of a small loss of 
performance is quite small. 
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Theorem 4. Let To and TI be the runtimes of the original and the simplified algorithm 
for a randomly chosen b. Then 
Prob(Ti/TO ,< 6) < 46/N (2) 
for any real number 6 with 1 < 6 < N/g. 
After choosing an element b, the quotient TI / To can be computed in time O(log m). 
One might think of increasing Prob(T,/T, < 6) by repeatedly choosing b until 
T,/T, i 6 or until a time bound, e.g. m/p, is reached. However, this would affect the 
random choice of a new hash function and should not be done. 
The proof of Theorem 4 relies on the distribution of orders of elements in U,(m). 
This distribution is given in the following lemma. 
Lemma 5. If we randomly choose an element b of U,,(m), then its order can be 2’, where 
0 ,< j < u - 2. Furthermore, 
Prob(ord(b) = 2’) = 
l/2”-j-i if j # 1, 
3/2”-’ if j= 1. (3) 
Proof. As the order of U,(m) is 2”-l, the order of an element b has to be a power of 
two because it has to divide the group’s order. As U,(m) is not cyclic [17, p. 1241, the 
order of b can be at most 2”-‘. 
The group U,(m), which is the group of units in Z/2”Z, is isomorphic to the product 
U’x U” = ((O,l}, + mod2)x({O ,..., 2”- 2 - l}, + mod 2”- 2, by an isomorphism 
$ [17, p. 1241. The group U,,(m) is generated by - 1 and 5, their orders are 2 
and 2’-‘, respectively. Hence, each x E U,(m) has a unique representation 
x = (-1)“5flmodm, where LYE (O,l} and /?E {0,...,2”-2- l}. We define 
ti(x) = 6% B)* 
The order of an element b in U,(m) with t&b) = (b,, b,) is determined by the order 
of b2 in u” if b2 # 0, and by the order of b1 in U’ otherwise. U” is cyclic and therefore 
the number of elements in U” with order 2’ equals ~(2’) (the Euler function) [17, 
p. 1193. If b2 # 0 and hence ord(b2) > 2, there are two elements I,-‘(0, b2) and 
I,//-‘(1, b,) in U,,(m) with order ord(b2). If b2 = 0 and hence ord(b2) = 1, there are two 
elements $- ‘(0,O) and ti - ‘(1,O) in U,,(m) with orders 1 and 2, respectively. It follows 
that the number of elements in U,(m) with order 2j is 2r~~(2j) ifj 2 2,2~(2) + 1 ifj = 1, 
and 1 ifj=O. 
For a randomly chosen element b in U,(m) we can now define Prob(ord(b) = 2’) as 
the quotient of the number of elements in U,(m) with order 2j and the order of U,(m). 
With p(Y) = (P - l)P’- ’ for a prime P and an integer r [17, p. 1203, Eq. (3) 
follows. 0 
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Proof of Theorem 4. We will prove the theorem by computing T,, a lower bound 
B on Ti, and Prob(B/T, > 6). Then we obtain 
Prob(T,/T, < 6) = 1 - Prob(T,/T,, > 6) 
< 1 - Prob(B/T, > 6). (4) 
We measure the runtime in number of movements per processor. In the original 
algorithm, this is IU,,(m)l/N for all stages but the last one, where it is 1. Hence 
u-logrv-1 
T,=l+ jzO I uj(m)l lN = 2”lN. 
In the simplified algorithm, the runtime increases to lj in stages where ej < N. Hence 
U-10gN-1 
T,=l+ c max(lI-Jj(m)llN, lj)* (5) 
j=O 
We now show that lj+i > lj/2. AS lj+i is the order of b in Uj+i(m), 
blj+r mod p-(j+ 1) = 1 and hence b’J+L = 1 + i. 2=-u+ ‘) for some i. Then 
(br,+~)2mod2u-.i = (1 + 2i.2u-(.i+i) + i2.(2u-(.i+l 2 ) )mod2”-j = 1. 
It follows that the order Ij of b in Uj(m) is at most 21j+ 1. From lj+ 1 > lj/2, it follows 
that lj > lo/2j. We will assume that lo = 2”. We also know that ) Uj (m) 1 = 2”-j-‘. We 
bound Tl from below by putting these facts into Eq. (5). 
u-logN-1 
T,>l+ c 
max(2”-j-l-1”gN,2X-j). 
j=O 
If x G u - 1 - log N, then the maximum always takes the left term’s value, and it 
follows that T, 2 To. If x > u - log N, then the maximum always takes the right 
term’s value, and 
T1 > 1 + 2x+1 _ 2~-~+iogN+l. (6) 
If u 2 1ogN + 1, then 2X-“+‘ogN+1 < 2” and we can simplify Eq. (6) to T1 3 2”. 
With this we have a lower bound B on T1 with 
B= 
i 
2” if x>u-logN, 
To if x<u-1-1ogN. 
We use B to compute Prob(B/T, > 8). B/T, > 6 can only happen if x 2 u - log N, 
because B = To otherwise. As B/To = 2x/2u-‘og N, the condition B/T, > 6 is equivalent 
to x > log 6 + u - log N = K. With ord(b) = lo = 2”, we get 
Prob(B/T, > 6) = Prob(x > IC) 
u-2 
=j=;+l 
Prob(ord(b) = 2’) 
i 
1 - 46/N if 6 < N/8, = 
0 otherwise. 
By combining Eqs. (4) and (7), we prove the claimed Eq. (2) of the theorem. 0 
(7) 
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6. Conclusions 
Under reasonable assumptions for memory size and network latency, PRAM 
emulations that use linear hash functions can be rehashed in optimal time. The 
algorithm does not require secondary storage devices like hard disks. The computa- 
tions only require multiplication and shifts of integers at instruction level. The 
counters needed for the detection of rehashing are present at system level or can be 
implemented in software. Therefore the rehashing algorithm can be implemented 
without any hardware changes. 
The practical usefulness of rehashing has not yet been tested, because there is no 
working prototype of a PRAM emulation. However, Lipton and Naughton [13] 
construct programs that use timers to measure mulation times of PRAM rounds and 
base their future behavior on these times. These programs are called “clocked 
adversaries” and they lead provably to bad distributions of requests and hence to long 
runtimes. This hints that rehashing will be needed in practice. 
The concept of rehashing will be implemented in the SB-PRAM Cl], the prototype 
of the PRAM emulation described in [2]. 
It is still an open problem whether on-line rehashing is possible. By on-line 
rehashing, we understand that c rounds of the PRAM application and c rounds of the 
rehashing procedure can be executed alternately for the time span of rehashing. 
Currently, the PRAM application has to be stopped while rehashing the address pace. 
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